Robotic Bass Player by Teti, Adam J
Worcester Polytechnic Institute
Digital WPI





Follow this and additional works at: https://digitalcommons.wpi.edu/mqp-all
This Unrestricted is brought to you for free and open access by the Major Qualifying Projects at Digital WPI. It has been accepted for inclusion in
Major Qualifying Projects (All Years) by an authorized administrator of Digital WPI. For more information, please contact digitalwpi@wpi.edu.
Repository Citation























































































































































































































































































































































































































































































































































































































































































































































































































































Straight forward design lots of force on neck 
Fast transitions between notes large power consumption 
Inexpensive  















similar to human motion complex design 
versatility of motion (slides) slow transitions between notes 

















Most similar to human motion complex design 
 




high chance of failure of 
components 






















































Newton  gram‐force  ounce‐force  pound‐force 
1  101.971 3.5 0.21875 
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9.8  999.3158 34.3 2.14375 


































































































easy to control Complex Design 















Easy to control Unnatural Sound 
Time tested design Complex Parts 
 











Easy to control Least human like sound 











































































































































































































































































































































--  S Y N T H E Z I A B L E    miniUART   C O R E 
-- 
--  www.OpenCores.Org - January 2000 
--  This core adheres to the GNU public license   
-- 
-- Design units   : UART_Def 
-- 
-- File name      : uart_lib.vhd 
-- 
-- Purpose        : Implements an miniUART device for communication purposes  
--                  between the OR1K processor and the Host computer through 
--                  an RS-232 communication protocol. 
--                   
-- Library        : uart_lib.vhd 
-- 






-- Revision list 
-- Version   Author                 Date                        Changes 
-- 
-- 0.1      Ovidiu Lupas     15 January 2000                   New model 












package UART_Def is 




      -- Converts unsigned Std_LOGIC_Vector to Integer, leftmost bit is MSB 
      -- Error message for unknowns (U, X, W, Z, -), converted to 0 
      -- Verifies whether vector is too long (> 16 bits) 
      -----------------------------------------------------------------------
------ 
      function  ToInteger ( 
         Invector : in  Unsigned(3 downto 0)) 
       return     Integer; 
end UART_Def; --==================== End of package header 
======================-- 
package body UART_Def is 
  function  ToInteger ( 
       InVector : in Unsigned(3 downto 0)) 
      return  Integer is 
    constant HeaderMsg   : String          := "To_Integer:"; 
    constant MsgSeverity : Severity_Level  := Warning; 
    variable Value       : Integer         := 0; 
  begin 
    for i in 0 to 3 loop 
      if (InVector(i) = '1') then 
         Value := Value + (2**I); 
      end if; 
    end loop; 
    return Value; 
  end ToInteger; 










--  S Y N T H E Z I A B L E    miniUART   C O R E 
-- 
--  www.OpenCores.Org - January 2000 
--  This core adheres to the GNU public license   
 
-- Design units   : miniUART core for the OCRP-1 
-- 
-- File name      : clkUnit.vhd 
-- 
-- Purpose        : Implements an miniUART device for communication purposes  
--                  between the OR1K processor and the Host computer through 
--                  an RS-232 communication protocol. 
--                   
-- Library        : uart_lib.vhd 
-- 







-- Revision list 
-- Version   Author              Date                Changes 
-- 
-- 1.0     Ovidiu Lupas      15 January 2000         New model 
-- 1.1     Ovidiu Lupas      28 May 2000     EnableRx/EnableTx ratio 
corrected 
--      olupas@opencores.org 
-----------------------------------------------------------------------------
-- 
-- Description    : Generates the Baud clock and enable signals for RX & TX 
--                  units.  
-----------------------------------------------------------------------------
-- 





   use ieee.std_logic_1164.all; 
   use ieee.numeric_std.all; 
library work; 
   use work.UART_Def.all; 
-----------------------------------------------------------------------------
-- 
-- Baud rate generator 
-----------------------------------------------------------------------------
-- 
entity ClkUnit is 
  port ( 
     SysClk   : in  Std_Logic;  -- System Clock 
     EnableRx : out Std_Logic;  -- Control signal 
     EnableTx : out Std_Logic;  -- Control signal 
     Reset    : in  Std_Logic); -- Reset input 




-- Architecture for Baud rate generator Unit 
-----------------------------------------------------------------------------
-- 
architecture Behaviour of ClkUnit is 
  ---------------------------------------------------------------------------
-- 
  -- Signals 
  ---------------------------------------------------------------------------
-- 
  signal ClkDiv10a  : Std_Logic; 
  signal tmpEnRX   : Std_Logic; 




  -- Divides the system clock of 40 MHz by 26 





  DivClk10a : process(SysClk,Reset) 
     constant CntOne : unsigned(3 downto 0) := "0001"; 
     variable Cnt10a  : unsigned(3 downto 0); 
  begin 
     if Rising_Edge(SysClk) then 
        if Reset = '0' then 
           Cnt10a := "0000"; 
           ClkDiv10a <= '0'; 
        else 
           Cnt10a := Cnt10a + CntOne; 
           case Cnt10a is 
              when "1010" => 
                  ClkDiv10a <= '1'; 
                  Cnt10a := "0000"; 
              when others => 
                  ClkDiv10a <= '0'; 
           end case; 
        end if; 
     end if; 
  end process; 
  ---------------------------------------------------------------------------
-- 
  -- Provides the EnableRX signal, at ~ 155 KHz 
  -- Still divides by 10. Results in 500 kHz  --MB 
  ---------------------------------------------------------------------------
-- 
  DivClk10 : process(SysClk,Reset,ClkDiv10a) 
     constant CntOne : unsigned(3 downto 0) := "0001"; 
     variable Cnt10  : unsigned(3 downto 0); 
  begin 
     if Rising_Edge(SysClk) then 
        if Reset = '0' then 
           Cnt10 := "0000"; 
           tmpEnRX <= '0'; 
        elsif ClkDiv10a = '1' then 
           Cnt10 := Cnt10 + CntOne; 
        end if; 
        case Cnt10 is 
             when "1010" => 
                tmpEnRX <= '1'; 
                Cnt10 := "0000"; 
             when others => 
                tmpEnRX <= '0'; 
        end case; 
     end if; 
  end process; 
  ---------------------------------------------------------------------------
-- 
  -- Provides the EnableTX signal, at 9.6 KHz 
  -- Still divides by 16. Results in 31.25 kHz  --MB 
  ---------------------------------------------------------------------------
-- 
  DivClk16 : process(SysClk,Reset,tmpEnRX) 
     constant CntOne : unsigned(4 downto 0) := "00001"; 
     variable Cnt16  : unsigned(4 downto 0); 
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  begin 
     if Rising_Edge(SysClk) then 
        if Reset = '0' then 
           Cnt16 := "00000"; 
           tmpEnTX <= '0'; 
        elsif tmpEnRX = '1' then 
           Cnt16 := Cnt16 + CntOne; 
        end if; 
        case Cnt16 is 
           when "01111" => 
                tmpEnTX <= '1'; 
                Cnt16 := Cnt16 + CntOne; 
           when "10001" => 
                Cnt16 := "00000"; 
                tmpEnTX <= '0'; 
           when others => 
                tmpEnTX <= '0'; 
        end case; 
     end if; 
  end process; 
 
  EnableRX <= tmpEnRX; 
  EnableTX <= tmpEnTX; 








--  S Y N T H E Z I A B L E    miniUART   C O R E 
-- 
--  www.OpenCores.Org - January 2000 
--  This core adheres to the GNU public license   
-- 
-- Design units   : miniUART core for the OCRP-1 
-- 
-- File name      : RxUnit.vhd 
-- 
-- Purpose        : Implements an miniUART device for communication purposes  
--                  between the OR1K processor and the Host computer through 
--                  an RS-232 communication protocol. 
--                   
-- Library        : uart_lib.vhd 
-- 






-- Revision list 




-- 0.1      Ovidiu Lupas     15 January 2000                   New model 
-- 2.0      Ovidiu Lupas     17 April   2000  samples counter cleared for bit 
0 
--        olupas@opencores.org 
-----------------------------------------------------------------------------
-- 
-- Description    : Implements the receive unit of the miniUART core. Samples 
--                  16 times the RxD line and retain the value in the middle 
of 
--                  the time interval.  
-----------------------------------------------------------------------------
-- 





   use ieee.std_logic_1164.all; 
   use ieee.numeric_std.all; 
library work; 
   use work.UART_Def.all; 
-----------------------------------------------------------------------------
-- 
-- Receive unit 
-----------------------------------------------------------------------------
-- 
entity RxUnit is 
  port ( 
     Clk    : in  Std_Logic;  -- system clock signal 
     Reset  : in  Std_Logic;  -- Reset input 
     Enable : in  Std_Logic;  -- Enable input 
     RxD    : in  Std_Logic;  -- RS-232 data input 
     RD     : in  Std_Logic;  -- Read data signal 
     FErr   : out Std_Logic;  -- Status signal 
     OErr   : out Std_Logic;  -- Status signal 
     DRdy   : out Std_Logic;  -- Status signal 
     DataIn : out Std_Logic_Vector(7 downto 0)); 




-- Architecture for receive Unit 
-----------------------------------------------------------------------------
-- 
architecture Behaviour of RxUnit is 
  ---------------------------------------------------------------------------
-- 
  -- Signals 
  ---------------------------------------------------------------------------
-- 
  signal Start     : Std_Logic;             -- Syncro signal 
  signal tmpRxD    : Std_Logic;             -- RxD buffer 
  signal tmpDRdy   : Std_Logic;             -- Data ready buffer 
  signal outErr    : Std_Logic;             --  
  signal frameErr  : Std_Logic;             --  
  signal BitCnt    : Unsigned(3 downto 0);  --  
 54 
 
  signal SampleCnt : Unsigned(3 downto 0);  -- samples on one bit counter 
  signal ShtReg    : Std_Logic_Vector(7 downto 0);  -- 
  signal DOut      : Std_Logic_Vector(7 downto 0);  -- 
begin 
  --------------------------------------------------------------------- 
  -- Receiver process 
  --------------------------------------------------------------------- 
  RcvProc : process(Clk,Reset,Enable,RxD) 
      variable tmpBitCnt    : Integer range 0 to 15; 
      variable tmpSampleCnt : Integer range 0 to 15; 
      constant CntOne       : Unsigned(3 downto 0):="0001"; 
  begin 
     if Rising_Edge(Clk) then 
        tmpBitCnt := ToInteger(BitCnt); 
        tmpSampleCnt := ToInteger(SampleCnt); 
        if Reset = '0' then 
           BitCnt <= "0000"; 
           SampleCnt <= "0000"; 
           Start <= '0'; 
           tmpDRdy <= '0'; 
           frameErr <= '0'; 
           outErr <= '0'; 
 
           ShtReg <= "00000000";  -- 
           DOut   <= "00000000";  -- 
        else 
           if RD = '1' then 
              tmpDRdy <= '0';      -- Data was read 
           end if; 
 
           if Enable = '1' then 
              if Start = '0' then 
                 if RxD = '0' then -- Start bit,  
                    SampleCnt <= SampleCnt + CntOne; 
                    Start <= '1'; 
                 end if; 
              else 
                 if tmpSampleCnt = 8 then  -- reads the RxD line 
                    tmpRxD <= RxD; 
                    SampleCnt <= SampleCnt + CntOne;                 
                 elsif tmpSampleCnt = 15 then 
                    case tmpBitCnt is 
                         when 0 => 
                                if tmpRxD = '1' then -- Start Bit 
                                   Start <= '0'; 
                                else 
                                   BitCnt <= BitCnt + CntOne; 
                                end if; 
                                SampleCnt <= SampleCnt + CntOne; 
                         when 1|2|3|4|5|6|7|8 => 
                                BitCnt <= BitCnt + CntOne; 
                                SampleCnt <= SampleCnt + CntOne; 
                                ShtReg <= tmpRxD & ShtReg(7 downto 1); 
                         when 9 => 
                                if tmpRxD = '0' then  -- stop bit expected 
                                   frameErr <= '1'; 
                                else 
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                                   frameErr <= '0'; 
                                end if; 
 
                                if tmpDRdy = '1' then --  
                                   outErr <= '1'; 
                                else 
                                   outErr <= '0'; 
                                end if; 
 
                                tmpDRdy <= '1'; 
                                DOut <= ShtReg; 
                                BitCnt <= "0000"; 
                                Start <= '0'; 
                         when others => 
                              null; 
                    end case; 
                 else 
                    SampleCnt <= SampleCnt + CntOne;                 
                 end if; 
              end if; 
           end if; 
        end if; 
     end if; 
  end process; 
 
  DRdy <= tmpDRdy; 
  DataIn <= DOut; 
  FErr <= frameErr; 
  OErr <= outErr; 
 









--  S Y N T H E Z I A B L E    miniUART   C O R E 
-- 
--  www.OpenCores.Org - January 2000 
--  This core adheres to the GNU public license   
-- 
-- Design units   : miniUART core for the OCRP-1 
-- 
-- File name      : TxUnit.vhd 
-- 
-- Purpose        : Implements an miniUART device for communication purposes  
--                  between the OR1K processor and the Host computer through 
--                  an RS-232 communication protocol. 
--                   










-- Revision list 
-- Version   Author                 Date                        Changes 
-- 
-- 0.1      Ovidiu Lupas       15 January 2000                 New model 
-- 2.0      Ovidiu Lupas       17 April   2000    unnecessary variable 
removed 
--  olupas@opencores.org 
-----------------------------------------------------------------------------
-- 
-- Description    :  
-----------------------------------------------------------------------------
-- 











-- Transmitter unit 
-----------------------------------------------------------------------------
-- 
entity TxUnit is 
  port ( 
     Clk    : in  Std_Logic;  -- Clock signal 
     Reset  : in  Std_Logic;  -- Reset input 
     Enable : in  Std_Logic;  -- Enable input 
     Load   : in  Std_Logic;  -- Load transmit data 
     TxD    : out Std_Logic;  -- RS-232 data output 
     TRegE  : out Std_Logic;  -- Tx register empty 
     TBufE  : out Std_Logic;  -- Tx buffer empty 
     DataO  : in  Std_Logic_Vector(7 downto 0)); 




-- Architecture for TxUnit 
-----------------------------------------------------------------------------
-- 
architecture Behaviour of TxUnit is 
  ---------------------------------------------------------------------------
-- 
  -- Signals 
  ---------------------------------------------------------------------------
-- 
  signal TBuff    : Std_Logic_Vector(7 downto 0); -- transmit buffer 
  signal TReg     : Std_Logic_Vector(7 downto 0); -- transmit register 
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  signal BitCnt   : Unsigned(3 downto 0);         -- bit counter 
  signal tmpTRegE : Std_Logic;                    --  




  -- Implements the Tx unit 
  ---------------------------------------------------------------------------
-- 
  process(Clk,Reset,Enable,Load,DataO,TBuff,TReg,tmpTRegE,tmpTBufE) 
      variable tmp_TRegE : Std_Logic; 
      constant CntOne    : Unsigned(3 downto 0):="0001"; 
  begin 
     if Rising_Edge(Clk) then 
        if Reset = '0' then 
           tmpTRegE <= '1'; 
           tmpTBufE <= '1'; 
           TxD <= '1'; 
           BitCnt <= "0000"; 
        elsif Load = '1' then 
           TBuff <= DataO; 
           tmpTBufE <= '0'; 
        elsif Enable = '1' then 
           if ( tmpTBufE = '0') and (tmpTRegE = '1') then 
              TReg <= TBuff; 
              tmpTRegE <= '0'; 
--              tmp_TRegE := '0'; 
              tmpTBufE <= '1'; 
--           else 
--              tmp_TRegE := tmpTRegE; 
           end if; 
 
           if tmpTRegE = '0' then 
              case BitCnt is 
                  when "0000" => 
                          TxD <= '0'; 
                          BitCnt <= BitCnt + CntOne;                          
                  when "0001" | "0010" | "0011" | 
                       "0100" | "0101" | "0110" | 
                       "0111" | "1000" => 
                          TxD <= TReg(0); 
                          TReg <= '1' & TReg(7 downto 1); 
                          BitCnt <= BitCnt + CntOne; 
                  when "1001" => 
                          TxD <= '1'; 
                          TReg <= '1' & TReg(7 downto 1); 
                          BitCnt <= "0000"; 
                          tmpTRegE <= '1'; 
                  when others => null; 
              end case; 
           end if; 
        end if; 
     end if; 
  end process; 
 
      TRegE <= tmpTRegE; 
      TBufE <= tmpTBufE; 
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--  S Y N T H E Z I A B L E    miniUART   C O R E 
-- 
--  www.OpenCores.Org - January 2000 
--  This core adheres to the GNU public license   
-- 
-- Design units   : miniUART core for the OCRP-1 
-- 
-- File name      : miniuart.vhd 
-- 
-- Purpose        : Implements an miniUART device for communication purposes  
--                  between the OR1K processor and the Host computer through 
--                  an RS-232 communication protocol. 
--                   
-- Library        : uart_lib.vhd 
-- 
-- Dependencies   : IEEE.Std_Logic_1164 
-- 





-- Revision list 
-- Version   Author                 Date           Changes 
-- 
-- 0.1      Ovidiu Lupas     15 January 2000       New model 
-- 1.0      Ovidiu Lupas     January  2000         Synthesis optimizations 
-- 2.0      Ovidiu Lupas     April    2000         Bugs removed - RSBusCtrl 
--          the RSBusCtrl did not process all possible situations 
-- 
--        olupas@opencores.org 
-----------------------------------------------------------------------------
-- 
-- Description    : The memory consists of a dual-port memory addressed by 
--                  two counters (RdCnt & WrCnt). The third counter (StatCnt) 











   use ieee.std_logic_1164.all; 
   use ieee.numeric_std.all; 
library work; 
   use work.UART_Def.all; 
 
entity miniUART is 
  port ( 
     SysClk   : in  Std_Logic;  -- System Clock 
     Reset    : in  Std_Logic;  -- Reset input 
     CS_N     : in  Std_Logic; 
     RD_N     : in  Std_Logic; 
     WR_N     : in  Std_Logic; 
     RxD      : in  Std_Logic; 
     TxD      : out Std_Logic; 
     IntRx_N  : out Std_Logic;  -- Receive interrupt 
     IntTx_N  : out Std_Logic;  -- Transmit interrupt 
     DRdy_out : out Std_Logic; 
     Addr     : in  Std_Logic_Vector(1 downto 0); --  
     DataIn   : in  Std_Logic_Vector(7 downto 0); --  
     DataOut  : out Std_Logic_Vector(7 downto 0)); --  




-- Architecture for miniUART Controller Unit 
-----------------------------------------------------------------------------
-- 
architecture uart of miniUART is 
  ---------------------------------------------------------------------------
-- 
  -- Signals 
  ---------------------------------------------------------------------------
-- 
  signal RxData : Std_Logic_Vector(7 downto 0); --  
  signal TxData : Std_Logic_Vector(7 downto 0); --  
  signal CSReg  : Std_Logic_Vector(7 downto 0); -- Ctrl & status register 
  --             CSReg detailed  
  -----------+--------+--------+--------+--------+--------+--------+--------+ 
  -- CSReg(7)|CSReg(6)|CSReg(5)|CSReg(4)|CSReg(3)|CSReg(2)|CSReg(1)|CSReg(0)| 
  --   Res   |  Res   |  Res   |  Res   | UndRun | OvrRun |  FErr  |  OErr  | 
  -----------+--------+--------+--------+--------+--------+--------+--------+ 
  signal EnabRx : Std_Logic;  -- Enable RX unit 
  signal EnabTx : Std_Logic;  -- Enable TX unit 
  signal DRdy   : Std_Logic;  -- Receive Data ready 
  signal TRegE  : Std_Logic;  -- Transmit register empty 
  signal TBufE  : Std_Logic;  -- Transmit buffer empty 
  signal FErr   : Std_Logic;  -- Frame error 
  signal OErr   : Std_Logic;  -- Output error 
  signal Read   : Std_Logic;  -- Read receive buffer 
  signal Load   : Std_Logic;  -- Load transmit buffer 
  signal DRdy_buff : Std_Logic; 
  ---------------------------------------------------------------------------
-- 





  component ClkUnit is 
   port ( 
     SysClk   : in  Std_Logic;  -- System Clock 
     EnableRX : out Std_Logic;  -- Control signal 
     EnableTX : out Std_Logic;  -- Control signal 
     Reset    : in  Std_Logic); -- Reset input 
  end component; 
  ---------------------------------------------------------------------------
-- 
  -- Receive Unit 
  ---------------------------------------------------------------------------
-- 
  component RxUnit is 
  port ( 
     Clk    : in  Std_Logic;  -- Clock signal 
     Reset  : in  Std_Logic;  -- Reset input 
     Enable : in  Std_Logic;  -- Enable input 
     RxD    : in  Std_Logic;  -- RS-232 data input 
     RD     : in  Std_Logic;  -- Read data signal 
     FErr   : out Std_Logic;  -- Status signal 
     OErr   : out Std_Logic;  -- Status signal 
     DRdy   : out Std_Logic;  -- Status signal 
     DataIn : out Std_Logic_Vector(7 downto 0)); 
  end component; 
  ---------------------------------------------------------------------------
-- 
  -- Transmitter Unit 
  ---------------------------------------------------------------------------
-- 
  component TxUnit is 
  port ( 
     Clk    : in  Std_Logic;  -- Clock signal 
     Reset  : in  Std_Logic;  -- Reset input 
     Enable : in  Std_Logic;  -- Enable input 
     Load   : in  Std_Logic;  -- Load transmit data 
     TxD    : out Std_Logic;  -- RS-232 data output 
     TRegE  : out Std_Logic;  -- Tx register empty 
     TBufE  : out Std_Logic;  -- Tx buffer empty 
     DataO  : in  Std_Logic_Vector(7 downto 0)); 




  -- Instantiation of internal components 
  ---------------------------------------------------------------------------
-- 
  ClkDiv  : ClkUnit port map (SysClk,EnabRX,EnabTX,Reset);  
  TxDev   : TxUnit port map 
(SysClk,Reset,EnabTX,Load,TxD,TRegE,TBufE,TxData); 









  RSBusCtrl : process(SysClk,Reset,Read,Load) 
     variable StatM : Std_Logic_Vector(4 downto 0); 
  begin 
     if Rising_Edge(SysClk) then 
        if Reset = '0' then 
           StatM := "00000"; 
           IntTx_N <= '1'; 
           IntRx_N <= '1'; 
           CSReg <= "11110000"; 
        else 
           StatM(0) := DRdy; 
           DRdy_out <= DRdy; 
           StatM(1) := FErr; 
           StatM(2) := OErr; 
           StatM(3) := TBufE; 
           StatM(4) := TRegE; 
        end if; 
        case StatM is 
             when "00001" => 
                  IntRx_N <= '0'; 
                  CSReg(2) <= '1'; 
             when "10001" => 
                  IntRx_N <= '0'; 
                  CSReg(2) <= '1'; 
             when "01000" => 
                  IntTx_N <= '0'; 
             when "11000" => 
                  IntTx_N <= '0'; 
                  CSReg(3) <= '1'; 
             when others => null; 
        end case; 
 
        if Read = '1' then 
           CSReg(2) <= '0'; 
           IntRx_N <= '1'; 
        end if; 
 
        if Load = '1' then 
           CSReg(3) <= '0'; 
           IntTx_N <= '1'; 
        end if; 
     end if; 
  end process; 
  ---------------------------------------------------------------------------
-- 
  -- Combinational section 
  ---------------------------------------------------------------------------
-- 
  process(SysClk) 
  begin 
     if (CS_N = '0' and RD_N = '0') then 
        Read <= '1'; 
     else Read <= '0'; 
     end if; 
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     if (CS_N = '0' and WR_N = '0') then 
        Load <= '1'; 
     else Load <= '0'; 
     end if; 
 
     if Read = '0' then 
        DataOut <= "ZZZZZZZZ"; 
     elsif (Read = '1' and Addr = "00") then 
        DataOut <= RxData; 
     elsif (Read = '1' and Addr = "01") then 
        DataOut <= CSReg; 
     end if; 
 
     if Load = '0' then 
        TxData <= "ZZZZZZZZ"; 
     elsif (Load = '1' and Addr = "00") then 
        TxData <= DataIn; 
     end if; 
  end process; 








-- Filename          : miditable1.vhd 
-- Modelname         : MIDI Table 
-- Title             : Specialized MIDI Decoder Module for MIDI Interpreter 
-- Purpose           : 
-- Author(s)         : Matt Brown, Barry Kosherick 
-- Comment           : 
-- Assumptions       : 
-- Limitations       : 
-- Known errors      : 
-- Specification ref : 
-----------------------------------------------------------------------------
-- 
-- Modification history: 
-----------------------------------------------------------------------------
-- 
-- Version  | Author | Date       | Changes made 
-----------------------------------------------------------------------------
-- 
-- 1.0      |   BK   | 15.11.2007 | initial version 
-----------------------------------------------------------------------------
-- 
-- 1.3      |   MB   | 07.02.2008 | initial comnpleted version 
-----------------------------------------------------------------------------
-- 









entity miditable1 is 
  port ( 
    in1    : in  std_logic_vector(23 downto 0);  -- input from MIDI 
controller 
    clk    : in  std_logic;                      -- clock signal 
    reset  : in  std_logic;                      -- reset signal 
    m_done : out std_logic;                      -- MIDI Decoder done 
    notes  : out std_logic_vector(19 downto 0);  -- output to solenoid 
drivers 




architecture miditbl of miditable1 is 
 
begin  -- miditbl 
  process (m_en, reset, clk) 
  begin  -- process 
    -- Reset 
    if rising_edge(clk) then 
      if (reset = '0') then 
        m_done                             <= '0'; 
        notes                              <= (others => '0'); 
        -- if enabled 
      elsif (m_en = '1') then 
        -- Check to see if the first byte is a Note On 
        -- The Roland PC-200E mk II we are using uses a Note On to 
        -- turn a note on, and a Note On with a velocity of 0 to turn off the 
        -- note. 
        if (in1(23 downto 16) = x"90") then 
          case in1(15 downto 8) is      -- Check to see if the note a target 
note 
            when "00011100" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(0)  <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00011101" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(1)  <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00011110" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(2)  <= '1'; 
                                 m_done    <= '1'; 
                               else 
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                                 notes     <= (others => '0'); 
                               end if; 
            when "00011111" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(3)  <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00100000" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(4)  <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00100001" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(5)  <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00100010" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(6)  <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00100011" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(7)  <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00100100" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(8)  <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00100101" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(9)  <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00100110" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(10) <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
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                               end if; 
            when "00100111" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(11) <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00101000" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(12) <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00101001" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(13) <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00101010" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(14) <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00101011" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(15) <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00101100" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(16) <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00101101" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(17) <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when "00101110" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(18) <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
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            when "00101111" => if (in1(7 downto 0) /= x"00") then 
                                 notes     <= (others => '0'); 
                                 notes(19) <= '1'; 
                                 m_done    <= '1'; 
                               else 
                                 notes     <= (others => '0'); 
                               end if; 
            when others => notes <= (others => '0'); 
                           m_done <= '1'; 
          end case; 
        end if; 
      else 
        m_done <= '0'; 
      end if;       
    end if; 
 







-- Filename          : MIDI_Interpreter.vhd 
-- Modelname         : MIDI Interpreter 
-- Title             : Top Level Module for MIDI Interpreter 
-- Purpose           : 
-- Author(s)         : Matt Brown 
-- Comment           : 
-- Assumptions       : 
-- Limitations       : 
-- Known errors      : 
-- Specification ref : 
-----------------------------------------------------------------------------
-- 
-- Modification history: 
-----------------------------------------------------------------------------
-- 
-- Version  | Author | Date       | Changes made 
-----------------------------------------------------------------------------
-- 
-- 1.0      |   MB   | 15.11.2007 | inital version 
-----------------------------------------------------------------------------
-- 
-- 1.3      |   MB   | 07.02.2008 | initial complete version 
-----------------------------------------------------------------------------
-- 












-- MIDI Interpreter Main Module 
entity MIDI_Interpreter is 
  port ( 
    SysClk  : in  std_logic;            -- System Clock 
    Reset   : in  std_logic;            -- Reset input 
    RxD     : in  std_logic;            -- Serial In Data 
    IntRx_N : out std_logic;            -- Receive interrupt 




architecture BEHAV of MIDI_Interpreter is 
 
  signal   byte_me   : unsigned(1 downto 0);          -- Byte counter 








  -- UART Module used for formatting the serial in data 
  component miniUART 
    port ( 
      SysClk   : in  std_logic; 
      Reset    : in  std_logic; 
      CS_N     : in  std_logic; 
      RD_N     : in  std_logic; 
      WR_N     : in  std_logic; 
      RxD      : in  std_logic; 
      TxD      : out std_logic; 
      IntRx_N  : out std_logic; 
      IntTx_N  : out std_logic; 
      DRdy_out : out std_logic; 
      Addr     : in  std_logic_vector(1 downto 0); 
      DataIn   : in  std_logic_vector(7 downto 0); 
      DataOut  : out std_logic_vector(7 downto 0)); 
  end component; 
 
  -- MIDI Interpreter Table 
  component MIDITABLE1 
    port(IN1    : in  std_logic_vector (23 downto 0); 
         clk    : in  std_logic; 
         Reset  : in  std_logic; 
         M_DONE : out std_logic; 
         NOTES  : out std_logic_vector (19 downto 0); 
         M_EN   : in  std_logic); 
  end component; 
 
  -- Signals for UART 
  signal CS_N     : std_logic; 
  signal RD_N     : std_logic; 
  signal WR_N     : std_logic; 
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  signal TxD      : std_logic; 
  signal IntTx_N  : std_logic; 
  signal Addr     : std_logic_vector(1 downto 0); 
  signal DataIn   : std_logic_vector(7 downto 0); 
  signal DataOut  : std_logic_vector(7 downto 0); 
  signal W_IN1    : std_logic_vector (23 downto 0); 
  signal m_done   : std_logic;          -- MIDI Decoder Done 
  signal MIDI_EN  : std_logic;          -- Enable for MIDI Decoder 
  signal DRdy_out : std_logic; 
  signal flag     : std_logic; 
 




  -- Instantiate Components 
  ---------------------------------------------------------------------------
-- 
  UART : miniUART 
    port map ( 
      SysClk   => SysClk, 
      Reset    => Reset, 
      CS_N     => CS_N, 
      RD_N     => RD_N, 
      WR_N     => WR_N, 
      RxD      => RxD, 
      TxD      => TxD, 
      IntRx_N  => IntRx_N, 
      IntTx_N  => IntTx_N, 
      DRdy_out => DRdy_out, 
      Addr     => Addr, 
      DataIn   => DataIn, 
      DataOut  => DataOut); 
 
  MIDI : MIDITABLE1 
    port map ( 
      IN1    => W_IN1, 
      clk    => SysClk, 
      Reset  => Reset, 
      M_DONE => M_DONE, 
      NOTES  => NOTES, 
      M_EN   => MIDI_EN); 
 
  process (Reset, SysClk) 
  begin  -- process 
 
    if rising_edge(SysClk) then 
      -- Reset 
      if (Reset = '0') then 
        W_IN1                  <= (others => 'Z'); 
        MIDI_EN                <= '0'; 
        CS_N                   <= '1'; 
        RD_N                   <= '1'; 
        byte_me                <= "00"; 
      else 
        CS_N                   <= '0'; 
        RD_N                   <= '0'; 
 69 
 
        Addr                   <= "00"; 
      end if; 
      -- Read from serial data 
      if (DRdy_out = '1') then 
        if (DataOut(7) = '1') then 
          -- Counter reset, interpretation disabled, set first 
          -- byte to input bit string, increment counter 
          byte_me              <= "00"; 
          MIDI_EN              <= '0'; 
          W_IN1                <= (others => '0'); 
          W_IN1(23 downto 16)  <= DataOut(7 downto 0); 
          byte_me              <= "01"; 
        elsif (m_done = '0') then 
          if (byte_me = "01") then 
            -- set second byte to input bit string 
            W_IN1(15 downto 8) <= DataOut(7 downto 0); 
            byte_me            <= byte_me + byte_plus; 
            MIDI_EN            <= '0'; 
          elsif (byte_me = "10") then 
            -- set third byte to input bit string and enable 
            -- interpretation 
            W_IN1(7 downto 0)  <= DataOut(7 downto 0); 
            MIDI_EN            <= '1'; 
            byte_me            <= byte_me + byte_plus; 
          end if; 
        end if; 
      else 
 
      end if; 
    end if; 










-- Design units   : TestBench for MIDI Interpreter.  
-- 
-- File name      : miditbl_TB.vhd 
-- 
-- Purpose        : Implements the test bench for miniUART device. 
-- 
-- Library        : uart_Lib.vhd 
-- 








-- Revision list 
-- Version   Author             Date          Changes 
-- 











entity ClkGen is 
   port ( 
      Clk     : out Std_Logic);   -- Oscillator clock 




-- Architecture for clock and reset signals generator 
-----------------------------------------------------------------------------
--- 
architecture Behaviour of ClkGen is 




  -- Provide the system clock signal 
  ---------------------------------------------------------------------------
--- 
  ClkDriver : process 
    variable clktmp : Std_Logic := '1'; 
    variable tpw_CI_posedge : Time := 10 ns; -- ~50 MHz 
  begin 
     Clk <= clktmp; 
     clktmp := not clktmp; 
    wait for tpw_CI_posedge; 
  end process; 












entity LoopBack is 
   port ( 
      Clk     : in  Std_Logic;   -- Oscillator clock 
      RxWr    : in  Std_Logic;   -- Rx line 
      TxWr    : out Std_Logic);  -- Tx line 
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-- Architecture for clock and reset signals generator 
-----------------------------------------------------------------------------
--- 
architecture Behaviour of LoopBack is 




  -- Provide the external clock signal 
  ---------------------------------------------------------------------------
--- 
  ClkTrig : process(Clk) 
  begin 
      TxWr <= RxWr; 
  end process; 















entity miditbl_tb is 
end miditbl_tb; 
 
architecture stimulus of miditbl_tb is 
  ------------------------------------------------------------------- 
  -- Signals 
  ------------------------------------------------------------------- 
  signal Reset   : Std_Logic;  -- Synchro signal 
  signal Clk     : Std_Logic;  -- Clock signal 
  signal DataIn  : Std_Logic_Vector(7 downto 0); 
  signal DataOut : Std_Logic_Vector(7 downto 0); 
  signal RxD     : Std_Logic;  -- RS-232 data input 
  signal TxD     : Std_Logic;  -- RS-232 data output 
  signal CS_N    : Std_Logic; 
  signal RD_N    : Std_Logic; 
  signal WR_N    : Std_Logic; 
  signal IntRx_N : Std_Logic;  -- Receive interrupt 
  signal IntRx_N_M : Std_Logic; 
  signal IntTx_N : Std_Logic;  -- Transmit interrupt 
  signal Addr    : Std_Logic_Vector(1 downto 0); 
  signal notes : Std_Logic_Vector(19 downto 0); 





  -- MIDI Interpreter 
  ---------------------------------------------------------------------------
-- 
  component MIDI_Interpreter 
    port ( 
      SysClk  : in  std_logic;                       -- System Clock 
      Reset   : in  std_logic;                       -- Reset input 
      RxD     : in  Std_Logic;                       -- Serial Input 
      IntRx_N : out Std_Logic;                       -- Rx Interrupt 
      notes   : out Std_Logic_Vector(19 downto 0));  -- Output to solenoids 
  end component; 
  ------------------------------------------------------------------- 
  -- Clock Divider 
  ------------------------------------------------------------------- 
  component ClkGen is 
   port ( 
      Clk     : out Std_Logic);   -- Oscillator clock 
  end component; 
  ------------------------------------------------------------------- 
  -- LoopBack Device 
  ------------------------------------------------------------------- 
  component LoopBack is 
   port ( 
      Clk     : in  Std_Logic;   -- Oscillator clock 
      RxWr    : in  Std_Logic;   -- Rx line 
      TxWr    : out Std_Logic);  -- Tx line 
  end component; 
  ------------------------------------------------------------------- 
  -- UART Device 
  ------------------------------------------------------------------- 
  component miniUART is 
  port ( 
     SysClk   : in  Std_Logic;  -- System Clock 
     Reset    : in  Std_Logic;  -- Reset input 
     CS_N     : in  Std_Logic; 
     RD_N     : in  Std_Logic; 
     WR_N     : in  Std_Logic; 
     RxD      : in  Std_Logic; 
     TxD      : out Std_Logic; 
     IntRx_N  : out Std_Logic;  -- Receive interrupt 
     IntTx_N  : out Std_Logic;  -- Transmit interrupt 
     Addr     : in  Std_Logic_Vector(1 downto 0); --  
     DataIn   : in  Std_Logic_Vector(7 downto 0); --  
     DataOut  : out Std_Logic_Vector(7 downto 0)); --  
  end component; 
begin --======================== Architecture ========================-- 
  --------------------------------------------------------------------- 
  -- Instantiation of components 
  --------------------------------------------------------------------- 
  Clock       : ClkGen port map (Clk);  
  LoopDev     : LoopBack port map (Clk,TxD,RxD);  
  miniUARTDev : miniUART port map (Clk,Reset,CS_N,RD_N,WR_N,RxD,TxD, 
                                   IntRx_N,IntTx_N,Addr,DataIn,DataOut); 
  DUT : MIDI_Interpreter 
    port map ( 
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      SysClk  => Clk, 
      reset   => reset, 
      RxD     => RxD, 
      IntRx_N => IntRx_N_M, 
      notes   => notes); 
  --------------------------------------------------------------------- 
  -- Reset cycle 
  --------------------------------------------------------------------- 
  RstCyc : process 
  begin 
     Reset <= '1'; 
     wait for 5 ns; 
     Reset <= '0'; 
     wait for 250 ns; 
     Reset <= '1'; 
     wait;      
  end process; 
  --------------------------------------------------------------------- 
  -- Main 
  --------------------------------------------------------------------- 
  -- Modified from the UART Test Bench, as the UART is being used as a 
  -- loopback to take in a byte and feed serial data into the internal 
  -- UART of the MIDI Interpreter 
  --------------------------------------------------------------------- 
  ProcCyc : process(Clk,IntRx_N,IntTx_N,Reset) 
      variable counter : unsigned(3 downto 0); 
      constant cone : unsigned(3 downto 0):= "0001"; 
      variable temp : bit := '0'; 
 
      variable l_test_name_v : string(1 to 15);  -- local testname variable 
      variable l_test_index_v : integer := 0;  -- local test index 
 
      -- purpose: assign test name variable and signal 
      procedure p_test_name ( 
        test_name : in string) is 
      begin  -- p_test_name 
        l_test_name_v := "               "; 
        if (test_name'length < 15) then 
          l_test_name_v  := test_name(1 to test_name'length) & 
l_test_name_v((test_name'length + 1) to 15); 
        else 
          l_test_name_v := test_name(1 to 15); 
        end if; 
        tb_test_name_v <= l_test_name_v; 
        report "Started " & l_test_name_v(1 to 15) & " test." severity note; 
      end p_test_name; 
       
  begin 
     if Rising_Edge(Reset) then 
        counter := "0000"; 
          WR_N <= '1';         
          RD_N <= '1'; 
          CS_N <= '1'; 
     elsif Rising_Edge(Clk) then 
        if IntTx_N = '0' then 
           if temp = '0' then 
              temp := '1'; 
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              case counter is 
                 when "0000" => 
                      p_test_name("Lowest Note"); 
                      Addr <= "00"; 
                      DataIn <= x"90"; 
                      WR_N <= '0';         
                      CS_N <= '0';         
                      counter := counter + cone; 
                 when "0001" => 
                      Addr <= "00"; 
                      DataIn <= x"1C"; 
                      WR_N <= '0';         
                      CS_N <= '0';         
                      counter := counter + cone; 
                 when "0010" => 
                      Addr <= "00"; 
                      DataIn <= x"01"; 
                      WR_N <= '0';         
                      CS_N <= '0';         
                      counter := counter + cone; 
                 when "0011" => 
                      p_test_name("Highest Note"); 
                      Addr <= "00"; 
                      DataIn <= x"90"; 
                      WR_N <= '0';         
                      CS_N <= '0';         
                      counter := counter + cone; 
                 when "0100" => 
                      Addr <= "00"; 
                      DataIn <= x"2F"; 
                      WR_N <= '0'; 
                      CS_N <= '0'; 
                      counter := counter + cone; 
                 when "0101" => 
                      Addr <= "00"; 
                      DataIn <= x"01"; 
                      WR_N <= '0'; 
                      CS_N <= '0'; 
                      counter := "0000"; 
                 when others => null; 
              end case; 
           elsif temp = '1' then 
              temp := '0'; 
           end if; 
        elsif IntRx_N = '0' then 
           Addr <= "00"; 
           RD_N <= '0'; 
           CS_N <= '0';         
        else 
          RD_N <= '1';         
          CS_N <= '1';         
          WR_N <= '1';         
          DataIn <= "ZZZZZZZZ"; 
        end if; 
     end if; 
  end process; 












-- Stepper Motor Controller 
-----------------------------------------------------------------------------
-- 
-- Controls the stepper motors via L6208 stepper motor drivers based on input 
-- from the MIDI Interpretation and Chord Detection* modules. 
--     *Chord Detection control of motors will be added if the algorithm is 
--      finished before the end of the project 
-----------------------------------------------------------------------------
-- 
-- filename: stepper_drive.vhd 
-----------------------------------------------------------------------------
-- 
-- Version | Author |    Date    | Changes 
-----------------------------------------------------------------------------
-- 







entity step is 
 
  port ( 
    notes         : in    std_logic_vector(19 downto 0);  -- the notes of 
interest 
    clk           : in    std_logic;    -- Clock 
    Reset         : in    std_logic;    -- Reset 
    HALF_FULL     : out   std_logic; 
    CW_CCW        : out   std_logic; 
    RESET_DRIVE_N : out   std_logic; 
    EN_DRIVE      : out   std_logic_vector(3 downto 0); 




architecture behav of step is 
 
  signal   flag_reset    : std_logic            := '0'; 
  signal   reset_done    : std_logic; 
  signal   flag_step     : std_logic            := '0'; 
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  signal   notes_place   : std_logic_vector(19 downto 0); 
  -- Counter for stepping cycles   
  signal   step_count    : unsigned(8 downto 0) := "000000000"; 
  -- Counter for dividing clock by 600 
  -- Divides by 300 to create 50/50 clock at 83 kHz 
  signal   clock_div_300 : unsigned(8 downto 0) := "000000000"; 
  constant count_up      : unsigned(8 downto 0) := "000000001"; 
  constant clk_div_up    : unsigned(8 downto 0) := "000000001"; 
 
begin  -- behav 
 
  CW_CCW <= '1';                        --Motors go clockwise 
 
  Pluck_string : process (reset, clk) 
  begin  -- process Pluck_string 
    if (reset = '0') then 
      HALF_FULL          <= '1';                -- Hi means Half-step the 
motor 
      RESET_DRIVE_N      <= '1';                -- Reset is active low 
      EN_DRIVE           <= "0000";             -- Enable is active High 
      DRIVE_CLK          <= '0';                -- Drive pulse starts low 
      flag_reset         <= '0'; 
      flag_step          <= '0'; 
      clock_div_300      <= "000000000"; 
      step_count         <= "000000000"; 
      --if (flag_reset = '0') then 
      RESET_DRIVE_N      <= '0'; 
      --HALF_FULL     <= (others => '1'); 
      EN_DRIVE           <= (others => '1'); 
      --end if; 
    elsif (rising_edge(clk)) then 
      if (reset = '1' and clock_div_300 = "100101100") then 
        EN_DRIVE         <= "0000"; 
        flag_reset       <= '0'; 
        RESET_DRIVE_N    <= '1'; 
        DRIVE_CLK        <= '1'; 
        reset_done       <= '1'; 
        HALF_FULL        <= '0'; 
        clock_div_300    <= "000000000"; 
        if (notes /= notes_place) then 
          flag_step      <= '0'; 
          notes_place    <= notes; 
        end if; 
        if (notes < "00000000000000100000" and notes /= 
"00000000000000000000") then 
          EN_DRIVE       <= (others => '0'); 
          EN_DRIVE(0)    <= '1'; 
          --EN_DRIVE(0)    <= '1'; 
          if (flag_step = '0') then 
            DRIVE_CLK    <= not DRIVE_CLK; 
            --HALF_FULL(0) <= '0'; 
            if (step_count = "110010000") then  -- if we've had 200 steps 
              step_count <= "000000000"; 
              flag_step  <= '1'; 
            else 
              step_count <= step_count + count_up; 
            end if; 
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          end if; 
        elsif (notes < "00000000010000000000" and notes >= 
"00000000000000100000") then 
          EN_DRIVE       <= (others => '0'); 
          EN_DRIVE(1)    <= '1'; 
          --EN_DRIVE(0)    <= '1'; 
          if (flag_step = '0') then 
            DRIVE_CLK    <= not DRIVE_CLK; 
            --HALF_FULL(1) <= '0'; 
            if (step_count = "110010000") then  -- if we've had 200 steps 
              step_count <= "000000000"; 
              flag_step  <= '1'; 
            else 
              step_count <= step_count + count_up; 
            end if; 
          end if; 
        elsif (notes < "00001000000000000000" and notes >= 
"00000000010000000000") then 
          EN_DRIVE       <= (others => '0'); 
          EN_DRIVE(2)    <= '1'; 
          --EN_DRIVE(0)    <= '1'; 
          if (flag_step = '0') then 
            DRIVE_CLK    <= not DRIVE_CLK; 
            --HALF_FULL(2) <= '0'; 
            if (step_count = "110010000") then  -- if we've had 200 steps 
              step_count <= "000000000"; 
              flag_step  <= '1'; 
            else 
              step_count <= step_count + count_up; 
            end if; 
          end if; 
        elsif (notes     <= "10000000000000000000" and notes >= 
"00001000000000000000") then 
          EN_DRIVE       <= (others => '0'); 
          EN_DRIVE(3)    <= '1'; 
          --EN_DRIVE(0)    <= '1'; 
          if (flag_step = '0') then 
            DRIVE_CLK    <= not DRIVE_CLK; 
            --HALF_FULL(3) <= '0'; 
            if (step_count = "110010000") then  -- if we've had 200 steps 
              step_count <= "000000000"; 
              flag_step  <= '1'; 
            else 
              step_count <= step_count + count_up; 
            end if; 
          end if; 
        elsif (flag_step = '1') then 
          EN_DRIVE       <= (others => '0'); 
        end if; 
      else 
        clock_div_300    <= clock_div_300 + clk_div_up; 
      end if; 
    end if; 












-- Stepper Motor Testbench 
-----------------------------------------------------------------------------
-- 
-- Test Bench for the stepper motor driver module. 
--     Set up for testing the MIDI controlled module only 
-----------------------------------------------------------------------------
-- 
-- filename: stepper_drive_tb.vhd 
-----------------------------------------------------------------------------
-- 
-- Version | Author |    Date    | Changes 
-----------------------------------------------------------------------------
-- 








entity step_tb is 
end step_tb; 
 
architecture TB of step_tb is 
-----------------------------------------------------------------------------
-- 
-- Component Declaration 
-----------------------------------------------------------------------------
-- 
  component step 
    port ( 
      notes       : in  std_logic_vector(19 downto 0); 
      clk         : in  std_logic; 
      Reset       : in  std_logic; 
      HALF_FULL   : out std_logic; 
      CW_CCW      : out std_logic; 
      RESET_DRIVE_N : out std_logic; 
      EN_DRIVE    : out std_logic_vector(3 downto 0); 
      DRIVE_CLK   : inout std_logic); 
  end component; 
   
-----------------------------------------------------------------------------
-- 
-- Signal declarations 
-----------------------------------------------------------------------------
-- 
  signal tb_test_name_v     : string(1 to 15) := "  Initialize   "; 
 79 
 
  signal notes : std_logic_vector(19 downto 0); 
  signal clk : std_logic := '0'; 
  signal reset : std_logic := '1'; 
  signal HALF_FULL : std_logic; 
  signal CW_CCW : std_logic; 
  signal RESET_DRIVE_N : std_logic; 
  signal EN_DRIVE : std_logic_vector(3 downto 0); 
  signal DRIVE_CLK : std_logic; 
-----------------------------------------------------------------------------
-- 
   
begin  -- TB 
   
  clk <= not clk after 10 ns; 
 
  tested : step 
    port map ( 
      notes       => notes, 
      clk         => clk, 
      Reset       => Reset, 
      HALF_FULL   => HALF_FULL, 
      CW_CCW      => CW_CCW, 
      RESET_DRIVE_N => RESET_DRIVE_N, 
      EN_DRIVE    => EN_DRIVE, 
      DRIVE_CLK   => DRIVE_CLK); 
   
  ---------------------------------------------------------------------------
-- 
  -- purpose: Top level control 
  -- outputs:  
  ---------------------------------------------------------------------------
-- 
  top_control : process 
 
    variable l_test_name_v : string(1 to 15);  -- local testname variable 
    variable l_test_index_v : integer := 0;  -- local test index 
 
    -- purpose: assign test name variable and signal 
    procedure p_test_name ( 
      test_name : in string) is 
    begin  -- p_test_name 
      l_test_name_v := "               "; 
      if (test_name'length < 15) then 
        l_test_name_v  := test_name(1 to test_name'length) & 
l_test_name_v((test_name'length + 1) to 15); 
      else 
        l_test_name_v := test_name(1 to 15); 
      end if; 
        tb_test_name_v <= l_test_name_v; 
      report "Started " & l_test_name_v(1 to 15) & " test." severity note; 
    end p_test_name; 
 
 
  begin  -- process top_control 
 
    p_test_name("Reset"); 
    reset <= '0'; 
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    notes <= "00000000000000000000"; 
    wait for 12 us; 
    reset <= '1'; 
    wait for 12 us; 
    -------------------------------------------------------------------------
-- 
    p_test_name("Low OOR"); 
    notes <= "00000000000000000000"; 
    wait for 1300 us; 
    -------------------------------------------------------------------------
-- 
    p_test_name("Low Bin 1"); 
    --wait for 100 ns; 
    notes <= "00000000000000000001"; 
    wait for 1300 us; 
    -------------------------------------------------------------------------
-- 
    p_test_name("High Bin 1"); 
    notes <= "00000000000000010000"; 
    wait for 1300 us; 
    -------------------------------------------------------------------------
-- 
    p_test_name("Low Bin 2"); 
    notes <= "00000000000000100000"; 
    wait for 1300 us; 
    -------------------------------------------------------------------------
-- 
    p_test_name("High Bin 2"); 
    notes <= "00000000001000000000"; 
    wait for 1300 us; 
    -------------------------------------------------------------------------
-- 
    p_test_name("Low Bin 3"); 
    notes <= "00000000010000000000"; 
    wait for 1300 us; 
    -------------------------------------------------------------------------
-- 
    p_test_name("High Bin 3"); 
    notes <= "00000100000000000000"; 
    wait for 1300 us; 
    -------------------------------------------------------------------------
-- 
    p_test_name("Low Bin 4"); 
    notes <= "00001000000000000000"; 
    wait for 1300 us; 
    -------------------------------------------------------------------------
-- 
    p_test_name("High Bin 4"); 
    notes <= "10000000000000000000"; 
    wait for 1300 us; 
    -------------------------------------------------------------------------
-- 
    wait for 100 ns; 
    report "S i m u l a t i o n   C o m p l e t e d !!" severity failure; 
 
  end process top_control; 
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end TB; 
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Appendix – Mechanical Drawings 
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